# **6502 Microprocessor Family**

Notes about assembly language

Peter Mount, Area51.dev & Contributors

CC BY-SA

# 6502 Microprocessor Family

Notes about assembly language

**Title** 6502 Microprocessor Family **Subtitle** Notes about assembly language

**Author** Peter Mount, Area51.dev & Contributors

Copyright CC BY-SA

## CC BY-SA version 4.0 license

## You are free to:

- 1. **Share** copy and redistribute the material in any medium or format
- 2. Adapt remix, transform, and build upon the material or any purpose, even commercially.

This license is acceptable for Free Cultural Works.

The licensor cannot revoke these freedoms as long as you follow the license terms.

## Under the following terms:

- 1. **Attribution** You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- 2. **ShareAlike** If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original.
- 3. **No additional restrictions** You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.

### Notices:

You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation.

No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material.

You can read the full license here: <a href="https://creativecommons.org/licenses/by-sa/4.0/">https://creativecommons.org/licenses/by-sa/4.0/</a>

# **Table of Contents**

## 1 <u>Opcodes</u> 1.1 Arithmetic 1.1.1 ADC Add With Carry 1.1.2 Decrement 1.1.3 Increment 1.1.4 SBC Subtract with Borrow from Accumulator 1.2 Binary operations 1.2.1 <u>AND</u> 1.2.2 BIT 1.2.3 EOR - Exclusive OR 1.2.4 ORA - OR Accumulator with memory 1.2.5 Rotate Bits 1.2.6 TRB & TSB 1.3 Program Flow 1.3.1 Flags 1.3.2 Compare Accumulator 1.3.3 Compare Index Register 1.3.4 Branch 1.3.5 Jump to location 1.3.6 Subroutines 1.4 Registers 1.4.1 <u>LDA</u> 1.4.2 <u>LDX</u> 1.4.3 LDY 1.4.4 <u>STA</u> 1.4.5 <u>STX</u> 1.4.6 <u>STY</u> 1.4.7 <u>STZ</u> 1.4.8 Transfer 1.5 <u>Stack</u> 1.5.1 <u>Pull</u> 1.5.2 <u>Push</u> 1.6 Interrupts 1.6.1 BRK - Software Break 1.6.1.1 BRK on the BBC Micro & Acorn Electron 1.6.2 <u>COP - Co-Processor Enable</u> 1.6.3 <u>RTI</u> 1.6.4 WAI - Wait for Interrupt 1.7 Miscellaneous Instructions 1.7.1 Block Move 1.7.2 XCE 1.7.3 <u>NOP</u> 1.7.4 Reserved 1.7.5 STP - Stop Processor 2 <u>reference</u> 2.1 Instruction List by name

 $This section \ covers \ assembly \ language \ for \ the \ 6502 \ Microprocessor \ family \ including \ the \ 6510, \ 65C02 \ \& \ 65816 \ processors.$ 

# 1 - Opcodes

2.3 Opcode Matrix

2.2 Instruction List by opcode

#### Instruction Set

In this section we cover every available instruction for both 8-bit & 16-bit processors.

# 1.1 - Arithmetic

Arithmetic operations

# 1.1.1 - ADC Add With Carry

#### Add With Carry

Adds the data in the operand with the contents of the accumulator. Add 1 to the result if the carry flag is set. Store the final result in the accumulator

### Binary/Decimal mode

If the d flag is clear then binary addition is performed. If the d flag set then Binary Coded Decimal (BCD) addition is performed.

#### Data size

On all processors, the data added from memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data added is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Multi-precision arithmetic

In multi-precision (multi-word) arithmetic, the carry flag should be cleared before the low-order words are added. The addition will generate a new carry flag value based on that addition which will then be passed on to the next word.

For example, to add 1 to a 16-bit value at &70 on 8-bit processors:

```
1 CLC ; Clear carry before first addition
2 LDA &70 ; Add 1 to low-order byte
3 ADC #1
4 STA &70
5 LDA &71 ; Add 0 to high order byte
6 ADC #0 ; This will add 1 if carry was set
7 STA &71 ; in the low-order byte
```

#### Flags Affected

## Flags n v - - - z c

- n Set if most-significant bit of result is set
- v Set if signed overflow
- **z** Set if result is zero
- c Set if unsigned overflow, clear if valid unsigned result

#### Instructions

	Opcode	Available on:		# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
ADC #const	69	X	X	X	2 <sup>1</sup>	2 <sup>2, 5</sup>	Immediate
ADC addr	6D	X	X	X	3	4 <sup>2, 5</sup>	Absolute
ADC long	6F			X	4	5 <sup>2, 5</sup>	Absolute Long
ADC <i>dp</i>	65	X	X	X	2	3 <sup>2, 3, 5</sup>	Direct Page
ADC ( <i>dp</i> )	72		X	X	2	5 <sup>2, 3, 5</sup>	Direct Page Indirect
ADC [ <i>dp</i> ]	67			X	2	6 <sup>2, 3, 5</sup>	Direct Page Indirect Long
ADC <i>addr</i> ,X	7D	X	X	×	3	4 <sup>2, 4, 5</sup>	Absolute Indexed X
ADC long,X	7F			X	4	5 <sup>2, 5</sup>	Absolute Long Indexed X
ADC <i>addr</i> ,Y	79	X	X	X	3	4 <sup>2, 4, 5</sup>	Absolute Indexed Y
ADC <i>dp</i> ,X	75	X	X	X	2	4 <sup>2, 3, 5</sup>	Direct Page Indexed X
ADC $(dp,X)$	61	X	X	x	2	6 <sup>2, 3, 5</sup>	Direct Page Indexed Indirect X
ADC ( <i>dp</i> ),Y	71	X	X	X	2	5 <sup>2, 3, 4, 5</sup>	Direct Page Indirect Indexed Y
ADC [ <i>dp</i> ],Y	77			X	2	6 <sup>2, 3, 5</sup>	Direct Page Indirect Long Indexed Y
ADC sr,S	63			×	2	4 <sup>2, 5</sup>	Stack Relative
ADC (sr,S),Y	73			X	2	7 <sup>2, 5</sup>	Stack Relative Indirect Indexed Y

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 4. Add 1 cycle if adding index crosses a page boundary
- 5. 65C02: Add 1 cycle if d=1

# 1.1.2 - Decrement

Decrement by one a register or a memory location

The decrement instructions add one to either a register or a memory location.

Unlike subtracting 1 with ADC, these instructions does not use the Carry flag in any way. You can test for wraparound only by testing after every decrement to see if the result is zero or negative.

The d flag does not affect these instructions. The decrement is always in binary mode.

For all processors, the decrement is an 8-bit operation unless m=0 on the 65816 in which case the decrement is 16-bit.

### **DEC** - Decrement

Decrement by 1 the contents of the memory location or accumulator.

# DEX - Decrement Index Register X

Decrement by 1 the X index register.

# DEY - Decrement Index Register Y

Decrement by 1 the Y index register.

Flags Affected



- n Set if most significant bit of the result is set
- **z** Set if result is zero

#### Instructions

	Opcode	Availab	le on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
DEC A	3A		X	X	1	2	Accumulator
DEC addr	CE	Х	X	Х	3	6 <sup>1</sup>	Absolute
DEC dp	C6	X	X	X	2	5 <sup>1, 2</sup>	Direct Page
DEC addr,X	DE	Х	X	Х	3	7 <sup>1, 3</sup>	Absolute Indexed X
DEC dp,X	D6	X	X	X	2	6 <sup>1, 2</sup>	Direct Page Indexed X
DEX	CA	Х	X	X	1	2	Implied
DEY	88	X	Χ	X	1	2	Implied

- 1. 65816: Add 2 cycles if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 3. 65C02: Subtract 1 cycle if no page boundary is crossed

# 1.1.3 - Increment

Increment by one a register or a memory location

The increment instructions add one to either a register or a memory location.

Unlike adding 1 with ADC, these instructions does not use the Carry flag in any way. You can test for wraparound only by testing after every increment to see if the result is zero or positive.

The d flag does not affect these instructions. The increment is always in binary mode.

For all processors, the increment is an 8-bit operation unless m=0 on the 65816 in which case the increment is 16-bit.

### **INC - Increment**

Increment by 1 the contents of the memory location or accumulator.


# INX - Increment Index Register X

Increment by 1 the X index register.

# INY - Increment Index Register Y

Increment by 1 the Y index register.

Flags Affected



- n Set if most significant bit of the result is set
- **z** Set if result is zero

#### Instructions

	Opcode	Availal	ole on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
INC A	1A		X	X	1	2	Accumulator
INC addr	EE	X	Х	Х	3	6 <sup>1</sup>	Absolute
INC <i>dp</i>	E6	Х	X	Х	2	5 <sup>1, 2</sup>	Direct Page
INC <i>addr</i> ,X	FE	Х	X	Х	3	7 <sup>1, 3</sup>	Absolute Indexed X
INC <i>dp</i> ,X	F6	Х	X	Х	2	6 <sup>1, 2</sup>	Direct Page Indexed X
INX	E8	Х	X	Х	1	2	Implied
INY	C8	Х	X	Х	1	2	Implied

- 1. 65816: Add 2 cycles if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if low byte of Direct Page register is not 0  $\,$
- 3. 65C02: Subtract 1 cycle if no page boundary is crossed

# 1.1.4 - SBC Subtract with Borrow from Accumulator

#### Subtract with Borrow

Subtracts the data in the operand with the contents of the accumulator. Subtract 1 from the result if the carry flag is clear. Store the final result in the accumulator.

#### Binary/Decimal mode

If the d flag is clear then binary subtraction is performed. If the d flag set then Binary Coded Decimal (BCD) subtraction is performed.

#### Data size

On all processors, the data subtracted from memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data subtracted is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Multi-precision arithmetic

In multi-precision (multi-word) arithmetic, the carry flag should be set before the low-order words are subtracted. The subtraction will generate a new carry flag value based on that subtraction which will then be passed on to the next word.

For example, to subtract 1 from a 16-bit value at &70 on 8-bit processors:

```
1 SEC ; Set carry before first subtraction
2 LDA &70 ; Subtract 1 from low-order byte
3 SBC #1
4 STA &70
5 LDA &71 ; Subtract 0 to high order byte
6 SBC #0 ; This will subtract 1 if carry was clear
7 STA &71 ; from the low-order byte
```

#### Flags Affected

### Flags n v - - - z c

- n Set if most-significant bit of result is set
- v Set if signed overflow
- **z** Set if result is zero
- **c** Set if unsigned borrow not required, clear if required

#### Instructions

	Opcode	Availa	ble on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
SBC #const	E9	Χ	X	Х	2 <sup>1</sup>	2 <sup>2, 5</sup>	Immediate
SBC addr	ED	Χ	X	х	3	4 <sup>2, 5</sup>	Absolute
SBC long	EF			х	4	5 <sup>2, 5</sup>	Absolute Long
SBC dp	E5	Χ	X	х	2	3 <sup>2, 3, 5</sup>	Direct Page
SBC (dp)	F2		X	х	2	5 <sup>2, 3, 5</sup>	Direct Page Indirect
SBC [dp]	E7			X	2	6 <sup>2, 3, 5</sup>	Direct Page Indirect Long
SBC addr,X	FD	Χ	X	X	3	4 <sup>2, 4, 5</sup>	Absolute Indexed X
SBC long,X	FF			х	4	5 <sup>2, 5</sup>	Absolute Long Indexed X
SBC addr,Y	F9	Χ	X	X	3	4 <sup>2, 4, 5</sup>	Absolute Indexed Y
SBC <i>dp</i> ,X	F5	Χ	X	X	2	4 <sup>2, 3, 5</sup>	Direct Page Indexed X
SBC (dp,X)	E1	Χ	X	X	2	6 <sup>2, 3, 5</sup>	Direct Page Indexed Indirect X
SBC ( <i>dp</i> ),Y	F1	Χ	X	x	2	5 <sup>2, 3, 4, 5</sup>	Direct Page Indirect Indexed Y
SBC [dp],Y	F7			X	2	6 <sup>2, 3, 5</sup>	Direct Page Indirect Long Indexed Y
SBC sr,S	E3			X	2	4 <sup>2, 5</sup>	Stack Relative
SBC (sr,S),Y	F3			X	2	7 <sup>2, 5</sup>	Stack Relative Indirect Indexed Y

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 4. Add 1 cycle if adding index crosses a page boundary
- 5. 65C02: Add 1 cycle if d=1

# 1.2 - Binary operations

Operations that work in Binary or individual Bits

# 1.2.1 - AND

And Accumulator with Memory

AND performs a logical And of the value in the accumulator with that of the memory location with the result stored in the accumulator.

The result will be each bit in the accumulator will be set ONLY if that same bit was set in the original accumulator value and the memory. If the bits were different then the resultant bit will be 0.

#### **Second Operand**

0	1
First Operand 0 0	0
<b>1</b> 0	1

AND truth table


For 8-bit processors n has the value of bit 7 and v the value of bit 6 of the memory location.

For 16-bit processors, when m=0, n has the value of bit 15 and v the value of bit 14 of the memory location.

Second it performs a logical AND of the memory and the accumulator. If the result is zero the z flag is set.

In both operations, the contents of the accumulator and memory are not modified.

#### Flags Affected



- **n** Set if most significant bit of result is set
- z Set if result is zero, otherwise clear

#### Instructions

	Opcode	Available on:		# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
AND #const	29	Χ	Х	Х	2 <sup>1</sup>	2 <sup>2</sup>	Immediate
AND addr	2D	Χ	X	Х	3	4 <sup>2</sup>	Absolute
AND long	2F			Х	4	5 <sup>2</sup>	Absolute Long
AND <i>dp</i>	25	Χ	X	X	2	3 <sup>2, 3</sup>	Direct Page
AND (dp)	32		X	Х	2	5 <sup>2, 3</sup>	Direct Page Indirect
AND [dp]	27			Х	2	6 <sup>2, 3</sup>	Direct Page Indirect Long
AND addr,X	3D	Χ	X	Х	3	4 <sup>2, 4</sup>	Absolute Indexed X
AND long,X	3F			X	4	5 <sup>2</sup>	Absolute Long Indexed X
AND addr,Y	39	Χ	X	Х	3	4 <sup>2, 4</sup>	Absolute Indexed Y
AND <i>dp</i> ,X	35	Χ	X	Х	2	4 <sup>2, 3</sup>	Direct Page Indexed X
AND $(dp,X)$	21	Х	X	Х	2	6 <sup>2, 3</sup>	Direct Page Indexed Indirect X
AND ( <i>dp</i> ),Y	31	Χ	X	X	2	5 <sup>2, 3, 4</sup>	Direct Page Indirect Indexed Y
AND [dp],Y	37			х	2	6 <sup>2, 3</sup>	Direct Page Indirect Long Indexed Y
AND <i>sr</i> ,S	23			X	2	4 <sup>2</sup>	Stack Relative
AND (sr,S),Y	33			X	2	7 <sup>2</sup>	Stack Relative Indirect Indexed Y

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 4. Add 1 cycle if adding index crosses a page boundary

## 1.2.2 - BIT

Test Memory Bits against Accumulator

Bit is a dual-purpose instruction which performs operations against the accumulator and memory. It is usually used immediately preceding a conditional branch instruction

First it set's the n flag to reflect the value of the high bit of the data in memory and the v flag to the next-to-highest bit of that data.

For 8-bit processors n has the value of bit 7 and v the value of bit 6 of the memory location.

For 16-bit processors, when m=0, n has the value of bit 15 and v the value of bit 14 of the memory location.

Second it performs a logical AND of the memory and the accumulator. If the result is zero the z flag is set.

In both operations, the contents of the accumulator and memory are not modified.

#### Flags Affected



- n Takes value of most significant bit of memory data, not in immediate addressing
- v Takes value of the next-to-highest bit of memory data, not in immediate addressing
- z Set if logical AND of memory & accumulator is zero, otherwise clear

#### Instructions

	Opcode	Availab	ole on:		# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode	
BIT #const	89		Х	Х	2 <sup>1</sup>	$2^2$	Immediate	
BIT addr	2C	X	Х	х	3	4 <sup>2</sup>	Absolute	
BIT dp	24	X	Х	Х	2	5 <sup>2, 3</sup>	Direct Page	
BIT addr,X	3C		Х	Х	3	4 <sup>2, 4</sup>	Absolute Indexed X	
BIT <i>dp</i> ,X	34		Х	X	2	4 <sup>2, 3</sup>	Direct Page Indexed X	

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 658116: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 4. Add 1 cycle if adding index crosses a page boundary

# 1.2.3 - EOR - Exclusive OR

Exclusive-OR Accumulator with Memory

EOR performs a bitwise logical Exclusive-OR of the value in the accumulator with that of the memory location with the result stored in the accumulator.

The result will be each bit in the accumulator will be set ONLY if that same bit in the original accumulator value and the memory differ. If the bits were the same then the resultant bit will be 0.

#### **Second Operand**

0	1
First Operand 00	1
<b>1</b> 1	0

Exclusive OR truth table


For 8-bit processors n has the value of bit 7 and v the value of bit 6 of the memory location.

For 16-bit processors, when m=0, n has the value of bit 15 and v the value of bit 14 of the memory location.

Second it performs a logical AND of the memory and the accumulator. If the result is zero the z flag is set.

In both operations, the contents of the accumulator and memory are not modified.

#### Flags Affected



- **n** Set if most significant bit of result is set
- z Set if result is zero, otherwise clear

#### Instructions

	Opcode	Available on:		# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
EOR #const	49	X	X	X	2 <sup>1</sup>	$2^2$	Immediate
EOR addr	4D	Χ	X	Х	3	4 <sup>2</sup>	Absolute
EOR long	4F			Х	4	5 <sup>2</sup>	Absolute Long
EOR dp	45	X	X	X	2	3 <sup>2, 3</sup>	Direct Page
EOR ( <i>dp</i> )	52		X	x	2	5 <sup>2, 3</sup>	Direct Page Indirect
EOR [dp]	47			X	2	6 <sup>2, 3</sup>	Direct Page Indirect Long
EOR <i>addr</i> ,X	5D	X	X	x	3	4 <sup>2, 4</sup>	Absolute Indexed X
EOR long,X	5F			X	4	5 <sup>2</sup>	Absolute Long Indexed X
EOR <i>addr</i> ,Y	59	X	X	x	3	4 <sup>2, 4</sup>	Absolute Indexed Y
EOR <i>dp</i> ,X	55	X	X	x	2	4 <sup>2, 3</sup>	Direct Page Indexed X
EOR (dp,X)	41	X	X	X	2	6 <sup>2, 3</sup>	Direct Page Indexed Indirect X
EOR ( <i>dp</i> ),Y	51	Х	X	x	2	5 <sup>2, 3, 4</sup>	Direct Page Indirect Indexed Y
EOR [dp],Y	57			X	2	6 <sup>2, 3</sup>	Direct Page Indirect Long Indexed Y
EOR sr,S	43			X	2	4 <sup>2</sup>	Stack Relative
EOR (sr,S),Y	53			X	2	7 <sup>2</sup>	Stack Relative Indirect Indexed Y

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0  $\,$
- 4. Add 1 cycle if adding index crosses a page boundary  $\,$

# 1.2.4 - ORA - OR Accumulator with memory

#### OR Accumulator with Memory

ORA performs a bitwise logical OR of the value in the accumulator with that of the memory location with the result stored in the accumulator.

The result will be each bit in the accumulator will be set if either the same bit in the original accumulator value and the memory are set.

### **Second Operand**

0	1
First Operand 00	1
<b>1</b> 1	1

#### OR truth table

For 8-bit processors n has the value of bit 7 and v the value of bit 6 of the memory location.

For 16-bit processors, when m=0, n has the value of bit 15 and v the value of bit 14 of the memory location.

Second it performs a logical AND of the memory and the accumulator. If the result is zero the z flag is set.

In both operations, the contents of the accumulator and memory are not modified.

### Flags Affected



- **n** Set if most significant bit of result is set
- z Set if result is zero, otherwise clear

#### Instructions

	Opcode	Availa	ble on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
ORA #const	09	Χ	X	Х	2 <sup>1</sup>	2 <sup>2</sup>	Immediate
ORA addr	0D	Χ	X	X	3	4 <sup>2</sup>	Absolute
ORA long	OF			X	4	5 <sup>2</sup>	Absolute Long
ORA dp	05	Χ	X	X	2	3 <sup>2, 3</sup>	Direct Page
ORA ( <i>dp</i> )	12		X	X	2	5 <sup>2, 3</sup>	Direct Page Indirect
ORA [ <i>dp</i> ]	07			X	2	6 <sup>2, 3</sup>	Direct Page Indirect Long
ORA <i>addr</i> ,X	1D	Χ	X	X	3	4 <sup>2, 4</sup>	Absolute Indexed X
ORA long,X	1F			X	4	5 <sup>2</sup>	Absolute Long Indexed X
ORA <i>addr</i> ,Y	19	Χ	X	X	3	4 <sup>2, 4</sup>	Absolute Indexed Y
ORA <i>dp</i> ,X	15	X	X	X	2	4 <sup>2, 3</sup>	Direct Page Indexed X
ORA (dp,X)	01	Χ	X	X	2	6 <sup>2, 3</sup>	Direct Page Indexed Indirect X
ORA ( <i>dp</i> ),Y	11	Х	X	X	2	5 <sup>2, 3, 4</sup>	Direct Page Indirect Indexed Y
ORA [ <i>dp</i> ],Y	17			X	2	$6^{2,3}$	Direct Page Indirect Long Indexed Y
ORA sr,S	03			X	2	4 <sup>2</sup>	Stack Relative
ORA (sr,S),Y	13			X	2	7 <sup>2</sup>	Stack Relative Indirect Indexed Y

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0  $\,$
- 4. Add 1 cycle if adding index crosses a page boundary

## 1.2.5 - Rotate Bits

Test Memory Bits against Accumulator

The rotate instructions shifts the contents of the accumulator or memory location one bit either to the left or right.

The ROL & ROR instructions will shift in the carry flag into the value. The ASL & LSR instructions shift in 0. The carry flag is set to the bit that was shifted out of the value.

On all processors the data shifted is 8 bits.

On the 65816 with m=0, the data shifted is 16 bits.

Effect on memory for 8 bit operations.

## ASL - Shift Memory or Accumulator Left

Shift the value left one bit. The left most bit is transferred into the carry flag. The right most bit is cleared.

The arithmetic result of the operation is an unsigned multiplication by two.

# LSR - Logical Shift Memory or Accumulator Right

Shift the value right one bit. The right most bit is transferred into the carry flag. The left most bit is cleared.

The arithmetic result of the operation is an unsigned division by two.

# ROL - Rotate Memory or Accumulator Left

Shift the value left one bit. The right most bit is set to the initial value of the carry flag. The left most bit is transferred into the carry flag.

# ROR - Rotate Memory or Accumulator Right

Shift the value right one bit. The left most bit is set to the initial value of the carry flag. The right most bit is transferred into the carry flag.

## Multi-word shifts

These instructions can be combined to handle multiple word values:

#### Multi-word shift left

To shift left multiple words, use ASL for the first operation then ROL for the subsequent words.

```
; Shift 16-bit value at &70 left 1 bit.

; This is effectively a multiplication by 2

ASL &70; Shift left low-order byte

ROL &71; Shift left high-order byte

; Carry will be set if we overflowed
```

For higher precision simply add an additional ROL for the next order byte.

### Multi-word shift right

To shift right multiple words, use LSR for the first operation then ROR for the subsequent words. Unlike shifting left, here we have to start with the high-order byte first.

```
; Shift 16-bit value at &70 right 1 bit.
; This is effectively a division by 2

LSR &71; Shift right high-order byte

ROR &70; Shift right low-order byte

; Carry will have the remainder
```

For higher precision just start the LSR on the higher order byte & use ROL for each lower order.

### Flags Affected



- Set if the most significant bit of the result is set
- **z** Set if the result is zero
- **c** The value of the bit shifted out of the result

#### Instructions

	Opcode	Availabl	le on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
ASL A	0A	X	Х	X	1	2	Accumulator
ASL addr	0E	X	X	X	3	6	Absolute
ASL dp	06	X	Х	X	2	5 <sup>1, 2</sup>	Direct Page
ASL addr,X	1E	X	Х	Х	3	7 <sup>1, 3</sup>	Absolute Indexed X
ASL dp,X	16	х	Х	Х	2	6 <sup>1, 2</sup>	Direct Page Indexed X
LSR A	4A	х	Х	Х	1	2	Accumulator
LSR addr	4E	х	Х	X	3	6	Absolute
LSR <i>dp</i>	46	х	Х	X	2	5 <sup>1, 2</sup>	Direct Page
LSR addr,X	5E	X	Х	Х	3	7 <sup>1, 3</sup>	Absolute Indexed X
LSR <i>dp</i> ,X	56	X	Х	Х	2	6 <sup>1, 2</sup>	Direct Page Indexed X
ROL A	2A	х	Х	X	1	2	Accumulator
ROL addr	2E	х	Х	X	3	6	Absolute
ROL dp	26	х	Х	X	2	5 <sup>1, 2</sup>	Direct Page
ROL addr,X	3E	х	Х	Х	3	7 <sup>1, 3</sup>	Absolute Indexed X
ROL dp,X	36	х	Х	X	2	6 <sup>1, 2</sup>	Direct Page Indexed X
ROR A	6A	х	Х	Х	1	2	Accumulator
ROR addr	6E	х	Х	Х	3	6	Absolute
ROR dp	66	х	Х	X	2	5 <sup>1, 2</sup>	Direct Page
ROR addr,X	7E	х	Х	Х	3	7 <sup>1, 3</sup>	Absolute Indexed X
ROR <i>dp</i> ,X	76	х	Х	Х	2	6 <sup>1, 2</sup>	Direct Page Indexed X

- 1. 65816: Add 2 cycles if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 3. 65C02: Subtract 1 cycle if no page boundary is crossed

# 1.2.6 - TRB & TSB

Test & Set/Reset Memory Bits against Accumulator

# TRB - Test & Reset memory against Accumulator

TRB logically AND's the complement of the accumulator with the data at an address and stores the result in that address.

This has the effect of clearing each memory bit which is set in the accumulator, leaving the other bits unchanged.

The z flag is set based on a different operation. It's set if the memory location once set logically AND the accumulator (not it's compliment) is zero.

For 8-bit processors or when m=1, the values in the accumulator & memory are 8-bit.

For 16-bit processors, when m=0, the values in the accumulator & memory are 16-bit.

# TSB - Test & Set memory against Accumulator

TSB is identical to TRB except it sets the bits defined in the Accumulator not reset them.

#### Flags Affected



z Set if logical AND of memory & accumulator is zero, otherwise clear

#### Instructions

	Opcode	Availabl	e on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
TRB addr	1C		X	Х	3	6 <sup>1</sup>	Absolute
TRB <i>dp</i>	14		X	Х	2	5 <sup>1, 2</sup>	Direct Page
TSB addr	0C		X	Х	3	6 <sup>1</sup>	Absolute
TSB <i>dp</i>	04		Х	Х	2	5 <sup>1, 2</sup>	Direct Page

- 1. 65816: Add 2 cycles if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if low byte of Direct Page register is not 0

# 1.3 - Program Flow

Branch & Jumps

# 1.3.1 - Flags

Flag manipulation

The flag instructions manipulate some of the flags in the status register.

### CLC - Clear Carry Flag

CLC is used prior to addition with the ADC instruction to keep the carry flag affecting the result.

On the 6502 a CLC before a BCC instruction can be used to implement a branch always, which is relocatable. This is unnecessary since the 65C02 with it's BRA instruction.

On the 16-bit processors a CLC followed by XCE instruction is used to switch the 65802 & 65816 processors into native mode.

### SEC - Set Carry Flag

SEC is used prior to subtraction using the SBC instruction to keep the carry flag affecting the result.

On the 16-bit processors a SEC followed by XCE instruction is used to switch the 65802 & 65816 processors into 6502 emulation mode

#### CLD - Clear Decimal Mode

CLD is used to switch the processors into binary mode so that the ADC & SBC instructions will perform binary not BCD arithmetic.

#### SED - Set Decimal Mode

SED is used to switch the processors into decimal mode so that the ADC & SBC instructions will perform BCD not binary arithmetic.

### CLI - Clear Interrupt Disable Flag

CLI is used to re-enable hardware interrupts.

When the processor starts the interrupt handler it sets the i flag to prevent another interrupt to occur during that handler. If the handler want's to allow interrupts to happen whilst it's handling a previous one it can use CLI to re-enable them. The handler doesn't need to use CLI as the RTI (ReTurn from Interrupt) instruction will clear the i flag automatically.

In user code, CLI can be used to re-enable interrupts after an SEI instruction. This is usually used during time-critical code or code that cannot be interrupted.

### SEI - Clear Interrupt Disable Flag

SEI is used to disable hardware interrupts.

When the i bit is set, maskable hardware interrupts are ignored. When the processor starts the interrupt handler it sets the i flag to prevent another interrupt to occur during that handler. If the handler want's to allow interrupts to happen whilst it's handling a previous one it can use CLI to re-enable them. The handler doesn't need to use CLI as the RTI (ReTurn from Interrupt) instruction will clear the i flag automatically.

In user code, SEI can be used to disable interrupts when it needs to run time-critical code or code that cannot be interrupted. It should then use CLI once it's finished that time-critical code.

#### CLV - Clear Overflow Flag

CLV clears the overflow flag.

Unlike other clear flag instructions, there is no set overflow flag available. The only way the overflow flag can be set is either:

- $\bullet\,\,$  The BIT instruction will set overflow if bit 6 of the mask & memory is set
- The 65816 REP instruction can clear the overflow
- Use the Overflow pin on the processor. This is rarely used & is often not even connected.

On the 6502 a CLC before a BVC instruction can be used to implement a branch always, which is relocatable. This is unnecessary since the 65C02 with it's BRA instruction.

### **REP - Reset Status Bits**

For each bit set in the operand byte, reset the corresponding bit in the status register. For each bit not set in the operand byte leaves the corresponding bit unchanged.

This instruction lets you clear any flag or flags in a single instruction. It is the only direct means of resetting the m & x flags.

In 6502 emulation mode (e=1) neither the b flag or bit 5 (the 6502's non-flag bit) is affected by this instruction.

	7	6	5	4	3	2	1	0
6502 emulation mode e=1	n	٧			d	i	Z	С
65816 native mode e=0	n	V	m	X	d	i	Z	С

Flags Affected

#### SEP - Set Status Bits

For each bit set in the operand byte, set the corresponding bit in the status register. For each bit not set in the operand byte leaves the corresponding bit unchanged.

This instruction lets you set any flag or flags in a single instruction. It is the only direct means of setting the m & x flags.

In 6502 emulation mode (e=1) neither the b flag or bit 5 (the 6502's non-flag bit) is affected by this instruction.

The bit's in the operand & their relationship with the status register is the same as the REP instruction.

#### Instructions

		Opcode	Avail	able on:		# of	# of	
Syntax	Action	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
CLC	Clear Carry	18	X	X	X	1	2	Implied
SEC	Set Carry	38	X	Χ	Х	1	2	Implied
CLD	Clear Decimal	D8	X	Х	X	1	2	Implied
SED	Set Decimal	F8	X	Χ	X	1	2	Implied
CLI	Enable hardware interrupts	58	X	Χ	X	1	2	Implied
SEI	Disable hardware interrupts	78	X	Χ	X	1	2	Implied
CLV	Clear Overflow	B8	X	Х	X	1	2	Implied
REP #const	Reset status bits	C2			Χ	2	3	Immediate
SEP #const	Set status bits	E2			Χ	2	3	Immediate

# 1.3.2 - Compare Accumulator

Compare Accumulator with Memory

CMP subtracts the data at the address in the operand from the contents of the accumulator, setting the n, z & c flags based on the result. The Accumulator & Memory are unaffected by this operation.

#### Data size

On all processors, the data added from memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data added is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected



- **n** Set if most-significant bit of result is set
- **z** Set if result is zero
- c Set if register value greater than or equal or Cleared if less than memory value

#### Instructions

	Opcode	Availa	ble on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
CMP #const	C9	X	X	X	2 <sup>1</sup>	2 <sup>2</sup>	Immediate
CMP addr	CD	Χ	X	х	3	4 <sup>2</sup>	Absolute
CMP long	CF			х	4	5 <sup>2</sup>	Absolute Long
CMP dp	C5	Χ	X	х	2	3 <sup>2, 3</sup>	Direct Page
CMP (dp)	D2		X	х	2	5 <sup>2, 3</sup>	Direct Page Indirect
CMP [dp]	C7			х	2	6 <sup>2, 3</sup>	Direct Page Indirect Long
CMP addr,X	DD	Χ	X	X	3	4 <sup>2, 4</sup>	Absolute Indexed X
CMP long,X	DF			х	4	5 <sup>2</sup>	Absolute Long Indexed X
CMP addr,Y	D9	Χ	X	X	3	4 <sup>2, 4</sup>	Absolute Indexed Y
CMP $dp$ ,X	D5	Χ	X	X	2	4 <sup>2, 3</sup>	Direct Page Indexed X
CMP $(dp,X)$	C1	Χ	X	X	2	6 <sup>2, 3</sup>	Direct Page Indexed Indirect X
CMP ( <i>dp</i> ),Y	D1	Χ	X	X	2	5 <sup>2, 3, 4</sup>	Direct Page Indirect Indexed Y
CMP [ <i>dp</i> ],Y	D7			X	2	6 <sup>2, 3</sup>	Direct Page Indirect Long Indexed Y
CMP sr,S	C3			×	2	4 <sup>2</sup>	Stack Relative
CMP (sr,S),Y	D3			X	2	7 <sup>2</sup>	Stack Relative Indirect Indexed Y

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0  $\,$
- 4. Add 1 cycle if adding index crosses a page boundary

# 1.3.3 - Compare Index Register

Compare Index Register with Memory

The CPX & CPY instructions subtracts the data at the address in the operand from the contents of the relevant index register, setting the n, z & c flags based on the result. The register & Memory are unaffected by this operation.

The primary use of the CPX or CPY instructions is to test the value of the index register against loop boundaries.

#### Data size

On all processors, the data added from memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data added is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected



- n Set if most-significant bit of result is set
- **z** Set if result is zero
- c Set if register value greater than or equal or Cleared if less than memory value

#### Instructions

	Opcode	Availabl	e on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
CPX #const	EO	X	Х	X	2 <sup>1</sup>	2 <sup>2</sup>	Immediate
CPX addr	EC	X	Х	X	3	4 <sup>2</sup>	Absolute
CPX dp	E4	X	Х	Х	2	3 <sup>2, 3</sup>	Direct Page
CPY #const	C0	X	Х	X	2 <sup>1</sup>	2 <sup>2</sup>	Immediate
CPY addr	CC	X	Х	Х	3	4 <sup>2</sup>	Absolute
CPY dp	C4	X	Х	X	2	3 <sup>2, 3</sup>	Direct Page

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0

## 1.3.4 - Branch

Perform a test & branch based on that test

The branch instructions perform a test against one of the processor's flags. Depending on the instruction a branch is taken if it is either clear or set.

If the branch is taken, a 1-byte signed displacement in the second byte of the instruction is sign-extended to 16-bits and added to the Program Counter. If the branch is not taken then the instruction immediately following the 2-byte instruction is executed.

The allowable range of the displacement is -128 to +127 from the instruction immediately following the branch.

# BCC - Branch if Carry Clear

BCC tests the Carry flag and branches if it is clear.

It can be used in several ways:

- Test the result of a shift into the carry
- Determine if the result of a comparison is less than

Some assemblers accept BLT (Branch if Less Than) as an alternate mnemonic for BCC.

# BCS - Branch if Carry Set

BCS tests the Carry flag and branches if it is set.

It can be used in several ways:

- Test the result of a shift into the carry
- Determine if the result of a comparison is greater than or equal

Some assemblers accept BGE (Branch if Greater Than or Equal) as an alternate mnemonic for BCS.

## BEQ - Branch if Equal

BEQ tests the Zero flag and branches if it is set.

It can be used in several ways:

- Test the result of a comparison is equal
- Test the result of an Increment or Decrement operation is zero, useful in loops.
- Test the value just loaded is zero
- Test the result of an arithmetic operation is zero

## BNE - Branch if Not Equal

BNE tests the Zero flag and branches if it is clear.

It can be used in several ways:

- Test the result of a comparison is not equal
- Test the result of an Increment or Decrement operation is not zero
- Test the value just loaded is not zero
- Test the result of an arithmetic operation is not zero

### BMI - Branch if Minus

BMI tests the Negative flag and branches if it is set. The high bit of the value most recently affected will set the N flag. On 8-bit operations this is bit 7. On 16-bit operations (65816 only) this is bit 15.

This is normally used to determine if a two's-complement value is negative but can also be used in a loop to determine if zero has been passed when looping down through zero (the initial value must be positive)

### BPL - Branch if Positive

BPL tests the Negative flag and branches if it is clear. The high bit of the value most recently affected will set the N flag. On 8-bit operations this is bit 7. On 16-bit operations (65816 only) this is bit 15.

This is normally used to determine if a two's-complement value is positive or if the high bit of the value is clear.

# BVC - Branch if Overflow Clear

BVC tests the Overflow flag and branches if it is clear.

On the 6502 only 3 instructions alter the overflow flag: ADC, SBC & CLV.

On the 65C02 the BIT instruction also alters the overflow flag.

The PLP & RTI alter the flags as they restore all flags from the stack.

On the 65816 the SEP & REP instructions modify the v flag.

On some processors there's a Set Overflow hardware signal available, but on many systems there is no connection to that pin.

## BVS - Branch if Overflow Set

BVS tests the Overflow flag and branches if it is set. It has the same limitations as the BVC instruction.

Flags Affected

None.

Instructions

		Opcode	Availa	able on:		# of	# of	
Syntax	Branch if	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
BCC nearlabel	Carry clear	90	X	Χ	Х	2	2 <sup>1, 2</sup>	Program Counter Relative
BCS nearlabel	Carry set	В0	X	Χ	Χ	2	2 <sup>1, 2</sup>	Program Counter Relative
BEQ nearlabel	Equal, z=1	F0	X	Χ	Х	2	2 <sup>1, 2</sup>	Program Counter Relative
BNE nearlabel	Not Equal, z=0	D0	X	Χ	Х	2	2 <sup>1, 2</sup>	Program Counter Relative
BMI nearlabel	Minus, n=1	30	Х	Χ	Х	2	2 <sup>1, 2</sup>	Program Counter Relative
BPL nearlabel	Positive, n=0	10	X	Χ	Х	2	2 <sup>1, 2</sup>	Program Counter Relative
BVC nearlabel	Overflow clear, v=0	50	X	Χ	Χ	2	2 <sup>1, 2</sup>	Program Counter Relative
BVS nearlabel	Overflow set, v=1	70	Х	X	X	2	2 <sup>1, 2</sup>	Program Counter Relative

- 1. Add 1 cycle if branch taken
- 2. Add 1 more cycle if branch taken crosses page boundary on a 6502, 65C02 or a 65816 in 6502 emulation mode (e=1)

# 1.3.5 - Jump to location

Transfer control to the address specified by the operand field.

The branch instructions sets the Program Counter to a new value from which the next instruction will be taken.

## JMP - Jump to location

The program counter is loaded with the target address. If a long JMP is executed the bank is loaded from the third byte of the address.

Some assemblers accept JML as an alternate mnemonic for JMP long.

# BRA - Branch Always

A branch is always taken, no test is performed. It is equivalent to a JMP instruction, except that as it uses a signed displacement it is only 2 bytes in length instead of 3 for JMP. In addition, because it uses displacements, code using BRA is relocatable.

The 1-byte signed displacement in the second byte of the instruction is sign-extended to 16-bits and added to the Program Counter. If the branch is not taken then the instruction immediately following the 2-byte instruction is executed.

The allowable range of the displacement is -128 to +127 from the instruction immediately following the branch.

BRA was introduced with the 65C02 processor.

# BRL - Branch Always Long

A branch is always taken, no test is performed. It is equivalent to a BRA instruction, except that BRL is a 3 byte instruction. The two bytes after the opcode form a 16-bit signed displacement from the Program Counter.

The allowable range of the displacement is anywhere within the current 64K program bank.

The advantage of BRL is that it makes code relocatable, although it is 1 cycle slower than the absolute JMP instruction.

BRL was introduced with the 65802 processor.

Flags Affected

None.

Instructions

	Opcode	Availa	ble on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
BRA nearlabel	80		X	X	2	3 <sup>3</sup>	Program Counter Relative
BRL label	82			X	3	4	Program Counter Relative Long
JMP addr	4C	Х	X	X	3	3	Absolute
JMP (addr)	6C	Χ	X	X	3	5 <sup>1, 2</sup>	Absolute Indirect
JMP (addr,X)	7C		X	X	3	6	Absolute Indexed Indirect
JMP long	5C			X	4	4	Absolute Long
JMP [addr]	DC			X	3	6	Absolute Indirect Long

- 1. Add 1 cycle if 65C02
- 2. 6502: If low byte of address is 0xFF yields incorrect result
- 3. Add 1 more cycle if branch taken crosses page boundary on a 6502, 65C02 or a 65816 in 6502 emulation mode (e=1)

# 1.3.6 - Subroutines

#### Calling subroutines

The JSR & RTS instructions allows for subroutines to be implemented. The work by utilising 2 bytes on the stack consisting of the address before the next instruction to execute when the subroutine returns - not the actual address of that instruction.

On the 16-bit 65816 there are the JSL & RTL instructions. These use 3 bytes on the stack. The extra byte is the return bank address. Like RTS the address on the stack is the address before the next instruction not the actual instruction

For Interrupt routines there's the RTI instruction. That instruction is on the Interrupt page.

## JSR - Jump to Subroutine

Transfer control to a subroutine, pushing the return address onto the stack. The 16-bit address placed on the stack is the address of the 3rd byte of the instruction, not the address of the next instruction.

Subroutines called by JSR must return using the RTS instruction.

Some assemblers recognise JSR as an alternate to the 65816 JSL instruction where if the address is greater than &FFFF then the 24 bit JSL instruction is used instead.

### RTS - Return from Subroutine

Returns from a subroutine called by JSR. It pulls the 16-bit program counter from the stack, incrementing it by one so that the next instruction is the one immediately after the calling JSR instruction.

# JSL - Jump to Subroutine Long

Transfer control to a subroutine, pushing the return address onto the stack. The 24-bit address placed on the stack is the address of the 4th byte of the instruction, not the address of the next instruction.

Subroutines called by JSL must return using the RTL instruction.

## RTL - Return from Subroutine Long

Returns from a subroutine called by JSL. It pulls the 24-bit program counter from the stack, incrementing it by one so that the next instruction is the one immediately after the calling JSL instruction.

#### Flags Affected

None.

Instructions

	Opcode	Availa	ble on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
JSL long	22			X	4	8	Absolute Long
JSR addr	20	X	Х	X	3	6	Absolute
JSR (addr,X)	FC			X	3	8	Absolute Indexed Indirect
RTL	6B			X	1	6	Implied
RTS	60	X	Χ	Х	1	6	Implied

# 1.4 - Registers

Register operations


# 1.4.1 - LDA

Load Accumulator from Memory

Load the accumulator with data from memory.

On all processors, the data loaded from memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data added is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected



- n Set if most-significant bit of result is set
- **z** Set if result is zero

#### Instructions

Opcode	Availa	ble on:		# of	# of	
(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
A9	Χ	X	Х	2 <sup>1</sup>	2 <sup>2</sup>	Immediate
AD	Χ	X	X	3	4 <sup>2</sup>	Absolute
AF			Х	4	5 <sup>2</sup>	Absolute Long
A5	Χ	X	X	2	3 <sup>2, 3</sup>	Direct Page
B2		X	X	2	5 <sup>2, 3</sup>	Direct Page Indirect
A7			X	2	6 <sup>2, 3</sup>	Direct Page Indirect Long
BD	Χ	X	X	3	4 <sup>2, 4</sup>	Absolute Indexed X
BF			X	4	5 <sup>2</sup>	Absolute Long Indexed X
B9	Χ	X	X	3	4 <sup>2, 4</sup>	Absolute Indexed Y
B5	Χ	X	X	2	4 <sup>2, 3</sup>	Direct Page Indexed X
A1	Χ	X	x	2	6 <sup>2, 3</sup>	Direct Page Indexed Indirect X
B1	Χ	X	X	2	5 <sup>2, 3, 4</sup>	Direct Page Indirect Indexed Y
В7			X	2	6 <sup>2, 3</sup>	Direct Page Indirect Long Indexed Y
A3			X	2	4 <sup>2</sup>	Stack Relative
В3			×	2	7 <sup>2</sup>	Stack Relative Indirect Indexed Y
	(hex) A9 AD AF A5 B2 A7 BD BF B9 B5 A1 B1 B7 A3	(hex)       6502         A9       x         AD       x         AF       x         B2       x         B7       x         B9       x         B5       x         A1       x         B7       x         A3       x	(hex)       6502       65020         A9       x       x         AD       x       x         AF       x       x         A5       x       x         B2       x       x         A7       x       x         BBD       x       x         BF       x       x         B9       x       x         A1       x       x         B7       x       x         A3       x       x	(hex)       6502       65816         A9       x       x       x         AD       x       x       x         AF       x       x       x         A5       x       x       x         B2       x       x       x         A7       x       x       x         BBD       x       x       x         BF       x       x       x         B9       x       x       x         A1       x       x       x         B7       x       x       x         A3       x       x       x	(hex)       6502       65C02       65816       bytes         A9       x       x       x       3         AD       x       x       x       4         AF       x       x       2         A5       x       x       x       2         B2       x       x       x       2         A7       x       x       2         BD       x       x       x       3         BF       x       x       x       3         B9       x       x       x       2         A1       x       x       x       2         B1       x       x       x       2         B7       x       x       x       2         B3       x       x       x       x       2         B4       x       x       x       x       2         B5       x       x       x       x       2         B7       x       x       x       x       x       2         B7       x       x       x       x       x       x       x       x       x	(hex)         6502         65C02         65816         bytes         cycles           A9         x         x         x         2¹         2²           AD         x         x         x         3         4²           AF         x         x         4         5²           A5         x         x         x         2         5²,3           B2         x         x         x         2         6²,3           A7         x         x         x         2         6²,3           BBD         x         x         x         4         5²           B9         x         x         x         3         4²,4           B5         x         x         x         2         6²,3           A1         x         x         x         2         6²,3           B1         x         x         x         2         6²,3           B7         x         x         x         2         6²,3           B7         x         x         x         2         6²,3           B8         x         x         x         2         6²,3

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 4. Add 1 cycle if adding index crosses a page boundary

# 1.4.2 - LDX

Load Index Register X from Memory

Load index register X with data from memory.

On all processors, the data loaded from memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data added is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected



- n Set if most-significant bit of result is set
- **z** Set if result is zero

#### Instructions

	Opcode	Availab	le on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
LDX #const	A2	X	Х	Х	2 <sup>1</sup>	2 <sup>2</sup>	Immediate
LDX addr	AE	X	X	X	3	4 <sup>2</sup>	Absolute
LDX dp	A6	X	Х	Х	2	3 <sup>2, 3</sup>	Direct Page
LDX addr,X	BE	X	X	Х	3	4 <sup>2, 4</sup>	Absolute Indexed X
LDX <i>dp</i> ,X	B6	X	X	Х	2	4 <sup>2, 3</sup>	Direct Page Indexed X

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 4. Add 1 cycle if adding index crosses a page boundary

# 1.4.3 - LDY

Load Index Register Y from Memory

Load index register Y with data from memory.

On all processors, the data loaded from memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data added is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected



- n Set if most-significant bit of result is set
- **z** Set if result is zero

#### Instructions

	Opcode	Availal	ole on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
LDY #const	A0	X	Х	Х	2 <sup>1</sup>	2 <sup>2</sup>	Immediate
LDY addr	AC	Х	Х	Х	3	4 <sup>2</sup>	Absolute
LDY dp	A4	X	Х	Х	2	3 <sup>2, 3</sup>	Direct Page
LDY addr,X	ВС	Х	Х	Х	3	4 <sup>2, 4</sup>	Absolute Indexed X
LDY <i>dp</i> ,X	B4	X	Х	X	2	4 <sup>2, 3</sup>	Direct Page Indexed X

- 1. 65816: Add 1 byte if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if low byte of Direct Page register is not 0
- 4. Add 1 cycle if adding index crosses a page boundary

# 1.4.4 - STA

Store Accumulator to Memory

Stores the accumulator into memory.

On all processors, the data written to memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data written is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected

None.

#### Instructions

	Opcode	Availa	ble on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
STA addr	8D	Χ	X	X	3	41	Absolute
STA long	8F			X	4	5 <sup>1</sup>	Absolute Long
STA dp	85	Х	X	X	2	3 <sup>1, 2</sup>	Direct Page
STA ( <i>dp</i> )	92		X	X	2	5 <sup>1, 2</sup>	Direct Page Indirect
STA [dp]	87			X	2	6 <sup>1, 2</sup>	Direct Page Indirect Long
STA addr,X	9D	Х	X	X	3	41	Absolute Indexed X
STA long,X	9F			X	4	5 <sup>1</sup>	Absolute Long Indexed X
STA addr,Y	99	Х	X	X	3	41	Absolute Indexed Y
STA dp,X	95	Χ	X	X	2	4 <sup>1, 2</sup>	Direct Page Indexed X
STA (dp,X)	81	Х	X	X	2	6 <sup>1, 2</sup>	Direct Page Indexed Indirect X
STA ( <i>dp</i> ),Y	91	Χ	X	X	2	5 <sup>1, 2</sup>	Direct Page Indirect Indexed Y
STA [ <i>dp</i> ],Y	97			X	2	6 <sup>1, 2</sup>	Direct Page Indirect Long Indexed Y
STA <i>sr</i> ,S	83			X	2	41	Stack Relative
STA (sr,S),Y	93			X	2	71	Stack Relative Indirect Indexed Y

- 1. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if low byte of Direct Page register is not 0

# 1.4.5 - STX

Store Index Register X to Memory

Stores the index register X into memory.

On all processors, the data written to memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data written is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected

None.

#### Instructions

	Opcode	Available on:			# of	# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode		
STX addr	8E	X	X	X	3	4 <sup>1</sup>	Absolute		
STX dp	86	X	Х	Х	2	3 <sup>1, 2</sup>	Direct Page		
STX dp,Y	96	Х	Х	Χ	2	4 <sup>1, 2</sup>	Direct Page Indexed Y		

- 1. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if low byte of Direct Page register is not 0

# 1.4.6 - STY

Store Index Register X to Memory

Stores the index register Y into memory.

On all processors, the data written to memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data written is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected

None.

#### Instructions

	Opcode	Available on:			# of	# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode		
STY addr	8C	Х	X	X	3	4 <sup>1</sup>	Absolute		
STY dp	84	X	X	X	2	3 <sup>1, 2</sup>	Direct Page		
STY dp,X	94	Х	X	Χ	2	4 <sup>1, 2</sup>	Direct Page Indexed X		

- 1. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if low byte of Direct Page register is not 0

# 1.4.7 - STZ

Store Zero to Memory

Stores zero to memory.

On all processors, the data written to memory is 8-bit. However, for 16-bit processors with the m flag is clear then the data written is 16-bit with the low-order 8-bits at the effective address and the high-order 8-bits at the effective address plus one.

#### Flags Affected

None.

#### Instructions

	Opcode	Availab	ole on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
STZ addr	9C		Х	Х	3	41	Absolute
STZ dp	64		Х	Х	2	3 <sup>1, 2</sup>	Direct Page
STZ addr,X	9E		X	Х	3	5 <sup>1</sup>	Absolute Indexed X
STZ dp,X	74		X	Х	2	4 <sup>1, 2</sup>	Direct Page Indexed X

- 1. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 2. 65816: Add 1 cycle if low byte of Direct Page register is not 0  $\,$

## 1.4.8 - Transfer

Transfer data between registers

The transfer register set of instructions allows for data to be passed between different registers.

In all of these transfer instructions, the source register is unchanged.

For example, on the 6502 to save the X register on the stack you would need to use the following:

```
1 TXA ; Transfer X into A
2 PHA ; Push A to the stack
```

Note: On the 65C02 and later this is replaced by the PHX instruction which doesn't touch the accumulator.

## TAX - Transfer Accumulator to Index Register X

Transfers the Accumulator to X. On the 8-bit processors the registers are all the same size, however on the 16-bit processors the registers can be of different sizes. The following table describes how the data is transferred when a size mismatch occurs:

### **Source Size Dest Size m x Action performed** 8 8 All types Value transferred is 8-bit

Value transferred is 16-bit.

8 16 1 0 The 8-bit A becomes the low byte of the index register.

The 8-bit hidden B register becomes the high byte of the index register.

16 8 0 1 The low byte of A is transferred to the index register 16 0 0 The full 16-bit A is transferred to the index register

# TAY - Transfer Accumulator to Index Register Y

Transfers the Accumulator to Y. It follows the same rules as TAX.

# TCD - Transfer 16-bit accumulator to Direct Page Register

TCD transfers the 16-bit accumulator C to the direct page register D, regardless of the accumulator/memory flag

The C accumulator is used to indicate that 16-bits are transferred regardless of the m flag. If the A accumulator is 8-bit due to m=1 or in 6502 emulation mode then C = A as the low 8-bits and the hidden B accumulator as the high 8-bits.

## TCS - Transfer Accumulator to Stack Pointer

TCS transfers the 16-bit accumulator C to the stack pointer S, regardless of the accumulator/memory flag. The C register is defined above for TCD. An alternate mnemonic for TCS is TAS.

Note: Unlike most transfer instructions, TCS does not affect any flags.

# TDC - Transfer Direct Page Register tp 16-bit Accumulator

TDC transfers the Direct Page Register to the 16-bit accumulator C. The C register is defined above for TCD. An alternate mnemonic for TDC is TDA

## TSC - Transfer Stack Pointer to Accumulator

TSC transfers the stack pointer S to the 16-bit accumulator C, regardless of the accumulator/memory flag. The C register is defined above for TCD. An alternate mnemonic for TCS is TSA.

# TSX - Transfer Stack Pointer to Index Register X

TSX transfers the stack pointer to X. The stack pointer is unchanged. On 8-bit processors only the low byte is transferred to X. On 16-bit processors (x=0) the full 16-bit value is transferred to X.

## TXA - Transfer Index Register X to Accumulator

TXA transfers X into the accumulator. On the 8-bit processors the registers are all the same size, however on the 16-bit processors the registers can be of different sizes. The following table describes how the data is transferred when a size mismatch occurs:

Source Size	Dest Size	em x	Action performed
8	8	All type	es Value transferred is 8-bit
			Value transferred is 16-bit.
8	16	1 0	The 8-bit index register becomes the low byte of the accumulator.
			The high-byte of the accumulator is set to 0.
			Value transferred is 8-bit.
16	8	0 1	The low 8-bits of the index register becomes the low byte of the accumulator.
			The high-byte of the hidden accumulator B is not affected by the transfer.
16	16	0 0	The full 16-bit index register is transferred to the accumulator

# TXS - Transfer Index Register X to the Stack Pointer

TXS transfers X to the stack pointer to. The X is unchanged. On 8-bit processors only the low byte is transferred to S. On 16-bit processors (x=1) the low 8-bits of X is transferred to S. The high 8-bits of S are zeroed. On 16-bit processors (x=0) the full 16-bit value of X is transferred to S.

Note: Unlike most transfer instructions, TXS does not affect any flags.

# TXY - Transfer index register X to Y

TXY transfers X to Y. X is unchanged. The registers are always the same size, so when 8-bit then that's what's transferred. When 16-bit (x=0) then 16-bits are transferred.

# TYA - Transfer Index Register Y to Accumulator

TYA transfers Y into the accumulator. It follows the same rules as TXA above.

# TYX - Transfer index register Y to X

TYX transfers Y to X. Y is unchanged. The registers are always the same size, so when 8-bit then that's what's transferred. When 16-bit (x=0) then 16-bits are transferred.

## XBA - Exchange the B & A accumulators

On the 16-bit processors the 16-bit C accumulator is formed of two 8-bit accumulators, A for the low 8-bits and B for the upper 8-bits. XBA swaps the contents of the A & B registers.

In 8-bit memory mode, B is usually referred to as the hidden B accumulator, so the XBA instruction can be used to swap the accessible A with B, providing an in-processor scratch accumulator rather than pushing a value to the stack.

The flags are based on the value of the 8-bit A accumulator

Flags Affected



- ${\bf n}$  Set if most significant bit of the transferred value is set
- **z** Set if value transferred is zero

#### Instructions

			Opcode	Available on:		# of # of		Addressing				
Sr	c Dest	Syntax	(hex)	6502	65C02	65816	bytes	cycles	Mode	Notes		
Α	Χ	TAX	AA	Х	Х	Х	1	2	Implied			
Α	Υ	TAY	A8	Х	Х	Х	1	2	Implied			
C	D	TCD	5B			Х	1	2	Implied			
C	S	TCS	1B			Х	1	2	Implied	Flags are unaffected		
D	C	TDC	7B			Χ	1	2	Implied			
S	C	TSC	3B			Х	1	2	Implied			
S	Χ	TSX	BA	х	X	Х	1	2	Implied			
Χ	Α	TXA	8A	х	Х	Х	1	2	Implied			
Χ	S	TXS	9A	Х	Х	X	1	2	Implied	Flags are unaffected		
Χ	Υ	TXY	9B			Х	1	2	Implied			
Υ	Α	TYA	98	х	X	Х	1	2	Implied			
Υ	Χ	TYX	ВВ			X	1	2	Implied			
В	Α	XBA	EB			X	1	2	Implied	Exchanges both registers, flags based on A post exchange		

# 1.5 - Stack

## Stack operations

# 1.5.1 - Pull

Stack pull operations

### Flags Affected

Flags	n						7	
i iags	п	-	-	-	-	-	2	-

- n Set if most significant bit of the transferred value is set
- **z** Set if value transferred is zero

#### Instructions

	Opcode	Available	e on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
PLA	68	Х	X	Х	1	3 <sup>2</sup>	Implied
PLB	AB			Х	1	4	Implied
PLD	2B			Х	1	5	Implied
PLP	28	Х	Х	Х	1	4	Implied
PLX	FA	Х	Χ	Х	1	4 <sup>3</sup>	Implied
PLY	7A	х	Х	Х	1	4 <sup>3</sup>	Implied

- 1. Add 1 cycle if low byte of Direct Page register is other than zero (DL<>0)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if x=0 (16-bit registers)

# 1.5.2 - Push

Stack push operations Instructions

	Opcode	Available on:		# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
PEA addr	F4			Х	3	5	Stack Absolute
PEI ( <i>dp</i> )	D4			Х	2	6 <sup>1</sup>	Stack Direct Page Indirect
PER label	62			Х	3	6	Stack PC Relative Long
PHA	48	X	X	Х	1	3 <sup>2</sup>	Implied
PHB	8B			Х	1	3	Implied
PHD	0B			Х	1	4	Implied
PHK	4B			Х	1	3	Implied
PHP	08	X	X	Х	1	3	Implied
PHX	DA	X	X	Х	1	3 <sup>3</sup>	Implied
PHY	5A	X	X	X	1	$3^3$	Implied

- 1. Add 1 cycle if low byte of Direct Page register is other than zero (DL<>0)
- 2. 65816: Add 1 cycle if m=0 (16-bit memory/accumulator)
- 3. 65816: Add 1 cycle if x=0 (16-bit registers)

# 1.6 - Interrupts

Software & Hardware Interrupts

## 1.6.1 - BRK - Software Break

Perform a software break

BRK forces a software interrupt. It is unaffected by the i interrupt disable flag.

The BRK instruction is a single byte instruction. However, when it is invoked the Program Counter is incremented by 2. This allows for a one-byte signature value indicating which break caused the interrupt.

Even if the signature byte is not required, it must either be there or the RTI instruction which returns control to the caller must manually decrement the return address. As this can be tricky, most operating systems require BRK to take up 2 bytes in memory.

#### 6502, 65C02 & Emulation Mode (e=1)

The program counter is incremented by two & pushed onto the stack. The status register (with b break flag set) is pushed onto the stack. The interrupt disable flag is then set, disabling interrupts. The program counter is loaded with the interrupt vector at &FFFE-&FFFF

It's up to the interrupt handler pointed to by (&FFFE) to test the b flag to determine if the interrupt was from a software (BRK) rather than a hardware (IRQ) interrupt.

```
1 .handler PLA
                    ; copy status from stack
                     ; but don't remove it else RTI will break
2
3
4
           AND #&10 ; check B flag
5
           BNE isBrk; call break handler
7 .isIRQ
                    ; hardware handler here
8
           RTI
                     ; exit hardware handler
9
10
  .isBrk
                     ; break handler here
           RTI
                     ; exit BRK handler
```


### 65802/65816 Native Mode (e=0)

The program bank register is pushed onto the stack. The program counter is incremented by two & pushed onto the stack. The status register is pushed onto the stack. The interrupt disable flag is then set, disabling interrupts. The program counter is loaded with the break vector at &00FFE6-&00FFE7.

#### **Decimal Mode**

On the 6502 the decimal d flag is not modified after a BRK is executed. On the 65C02 & 65816 the decimal d flag is reset to 0.

#### Flags Affected



- **b** Value of P register on the stack is set
- d On 65C02, 65816 in emulation mode (e=1) reset to 0 for binary arithmetic, unchanged on 6502
- i set to disable hardware IRQ interrupts

#### Instructions

	Opcode	Available	on:		# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode	
BRK	00	X	Х	Х	2 <sup>1</sup>	7 <sup>2</sup>	Stack Interrupt	

- 1. BRK is 1 byte but program counter is incremented by 2 allowing for an optional parameter
- 2. 65816: Add 1 cycle in 6502 emulation mode (e=1)

## 1.6.1.1 - BRK on the BBC Micro & Acorn Electron

Example of BRK on the BBC Micro or Acorn Electron

In the operating system for the BBC Micro (& Acorn Electron), the standard is to write BRK followed by an error number, then the error message ending with a 0

```
1 BRK ; Software break
2 EQUB 0 ; Error code
3 EQUS "Silly" ; This is a real error message in BBC BASIC, try: AUTO10,1000
4 EQUB 0 ; End of message marker
```

Service ROM's usually write error messages into RAM starting at &0100 and then do a JMP &0100 to run it. They do that as the handler is usually in a Language rom so they would be paged out if they ran BRK from their own ROM.

## 1.6.2 - COP - Co-Processor Enable

Perform a software interrupt with optional co-processor

COP causes a software interrupt similar to BRK but through a separate vector. Unlike BRK, it is possible for it to be trapped by an optional co-processor like a floating point processor or a graphics processor. It is unaffected by the i interrupt disable flag.

Like BRK, COP increments the Program Counter by 2. However assemblers require the second byte to be provided as part of the instruction.

Values &00-&7F are free for use by software handlers.

Values &80-&FF are reserved for hardware implementations.

## 65802/65816 in 6502 emulation mode (e=1)

The program counter is incremented by two & pushed onto the stack. The status register is pushed onto the stack. The interrupt disable flag is then set, disabling interrupts. The program counter is loaded with the interrupt vector at &FFF4-&FFF5. The d flag is reset to 0 after the instruction is executed.

## 65802/65816 in native mode (e=0)

The program bank register is pushed onto the stack. The program counter is incremented by two & pushed onto the stack. The status register is pushed onto the stack. The interrupt disable flag is then set, disabling interrupts. The program bank register is set to 0. The program counter is loaded with the break vector at &00FFE4-&00FFE5. The d flag is reset to 0 after the instruction is executed.

## Flags Affected



i set to disable hardware IRQ interrupts

#### Instructions

	Opcode	Availabl	e on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
COP const	02			Х	2	71	Stack Interrupt

#### Notes:

1. 65816: Add 1 cycle in 65816 native mode (e=0)

# 1.6.3 - RTI

## Return from Interrupt

The RTI instruction is used at the end of an interrupt handler. It pulls both the status register and program counter from the stack. For 16bit processors running in native mode it also pulls the program bank register from the stack.

Unlike RTS, the address on the stack is the actual return address. (RTS expects it to be the address before the next instruction).

## Instructions

	Opcode	Availab	Available on:			# of	# of		
Syntax	(hex)	6502	65C02	65816	bytes	cycles	<b>Addressing Mode</b>		
RTI	40	Х	X	X	1	6 <sup>1</sup>	Implied		

## Notes:

1. 65816: Add 1 cycle in 65816 native mode (e=0)

# 1.6.4 - WAI - Wait for Interrupt

Put the processor to sleep until a hardware interrupt occurs

WAI pulls the RDY pin low. Power consumption reduced to a minimum and RDY is kept low until an external hardware interrupt (NMI, IRQ, ABORT or RESET) is received.

## When an interrupt is received

## Interrupts enabled i=0

When a hardware interrupt is received, control is vectored though one of the hardware interrupt vectors. An RTI instruction in the invoked handler will return control back to the instruction immediately after the WAI.

## Interrupts disabled i=1

If interrupts were disabled at the time WAI was invoked then when the interrupt is received then the relevant interrupt handler is not called and execution resumes immediately with the instruction after the WAI. This allows for processing to be synchronized with the interrupt.

## The data bus

As WAI pulls RDY low it frees up the bus. If BE is also pulled low, the processor can be disconnected from the bus.

Flags Affected

None.

Instructions

	Opcode	Availabl	e on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
WAI	СВ			Х	1	3 <sup>1</sup>	Implied

## Notes:

1. Uses 3 cycles to shut down the processor. Additional cycles required by interrupt to restart it

## 1.7 - Miscellaneous Instructions

Miscellaneous Instructions

## 1.7.1 - Block Move

Move (copy) memory block

The MVN & MVP instructions moves/copies a block of memory from one location to another.

The source, destination and length of the block are taken from the X, Y & C registers.

The source address is in X, the destination address is in Y.

The length of the block minus 1 is in the C double accumulator. So if you are moving 42 bytes then C should have 41.

The two bytes of the operand consists of the source bank in the first byte and the destination bank in the second.

## **Processor modes**

These instructions should be run in 16-bit native mode. If the index registers are in 8-bit mode (x=1) or the processor is in 6502 emulation mode (e=1) then the blocks specified will be in zero page due to the high byte of the index registers will be 0.

## Interrupts

If a block move instruction is interrupted, it may be resumed automatically when RTI is executed by the handler, as long as the registers are left intact. The address pushed to the stack when it is interrupted is the address of the block move instruction so it resumes where it left off. The byte currently being moved will complete first before the interrupt is serviced.

## MVN

MVN copies a block from the start of the source block to the start of the destination block.

The source and destination addresses need to point to the first byte of each block to be moved.

When execution is complete, the C accumulator will be &FFFF X & Y will point to the byte after the end of the source & destination blocks respectively.

## MVP - Block Move Previous

MVP copies a block from the end of the source block to the end of the destination block.

The source and destination addresses need to point to the last byte of each block to be moved.

When execution is complete, the C accumulator will be &FFFF X & Y will point to the byte before the start of the source & destination blocks respectively.

#### Instructions

	Opcode	Availab	ole on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
MVN srcbk, dstbk	54			Х	3	<b>*</b> 1	Block Move
MVP srcbk, dstbk	44			X	3	<b>*</b> 1	Block Move

#### Notes:

1.7 cycles per byte moved

## 1.7.2 - XCE

**Exchange Carry & Emulation Bits** 

This instruction is the only means to shift a 65802 or 65812 processor between 6502 emulation mode and full 16-bit native mode.

## Switch to native 16-bit mode

To switch into native mode, clear the carry bit then invoke XCE

```
1 .goNative
2   CLC   ; Clear Carry to indicate native mode
3   XCE   ; Processor will be in 16-bit native mode once this completes
4   RTS   ; Carry will now set if we were originally in emulation or clear if already native.
```

Once XCE has completed and the processor is in native mode, the following would have occurred.

- bit 5 of the flags stops being the b break flag. It's now the x mode select flag
- bit 6 is now the m memory mode flag (it's unused in 6502 emulation mode)
- Both x & m are set to 1

## Switch to 6502 emulation mode

To switch into 6502 emulation mode, set the carry bit then invoke XCE

```
1 .goEmulation
2    SEC    ; Set Carry to indicate native mode
3    XCE    ; Processor will be in 16-bit native mode once this completes
4    RTS    ; Carry will now set if we were already in emulation or clear if we were originally native.
```

Once XCE has completed and the processor is in 6502 emulation mode, the following would have occurred.

- The x & m flags are lost from the status register.
- bit 6 is unavailable as it's unused in 6502 emulation mode
- The accumulator is forced into 8-bit's, the high 8 bits are in the hidden B accumulator
- The index registers are forced into 8-bits. The high 8-bits are lost.
- The stack pointer is forced into page 1, losing the high byte of the address.

## Flags Affected



- **m** Set to 1 when switching to native mode, otherwise clear
- c Takes emulations previous value

#### Instructions

	Opcode	Available	e on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
XCE	FB			Χ	1	2	Implied

# 1.7.3 - NOP

## No Operation

A NOP takes no action and does not effect any registers except the program counter.

NOP's are usually used for timing loops as each NOP takes 2 cycles.

## Flags Affected

None.

## Instructions

	Opcode	Available	e on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
NOP	EA	Х	X	Х	1	2	Implied

## 1.7.4 - Reserved

WDM Reserved for future expansion

Do not use this instruction. It will break if/when a future processor is released with additional instructions.

The 65802 & 654816 processors use 255 out of the possible 256 8-bit opcodes. The remaining opcode is this one, labeled WDM which happens to be the initials of William D. Mensch who designed the processors.

To allow additional instructions to be added later this instruction act's as a prefix allowing an additional 256 opcodes. This is a similar technique to the Z80 & 8080 processors which have 2-byte extension opcodes.

The actual number of bytes and cycles involved will be depended on those extensions, however the byte size will be a minimum of 2 bytes.

On the 65802 & 65816 this instruction will execute as a 2-byte NOP.

## Instructions

	Opcode	Available	e on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	Addressing Mode
WDM	42			Χ	2 <sup>1</sup>	?1	Implied

## Notes:

1. byte & cycle count subject to change in future processors

# 1.7.5 - STP - Stop Processor

Stop the Processor until Reset

STP will stop the processors oscillator input, shutting down the processor until a reset occurs by pulling the RES pin low.

As power consumption is a function of frequency in CMOS circuits, stopping the clock cuts power to almost nothing.

Flags Affected

None.

Instructions

	Opcode	Availab	le on:		# of	# of	
Syntax	(hex)	6502	65C02	65816	bytes	cycles	<b>Addressing Mode</b>
STP	DB			Χ	1	3 <sup>1</sup>	Implied

## Notes:

1. Uses 3 cycles to shut down the processor. Additional cycles required by reset to restart it

# 2 - reference

# 2.1 - Instruction List by name

ADC	6D	CMP	D9	LDA	AD	PHY	5A
ADC	7D	CMP	CF	LDA	BD	PLA	68
ADC	79	СМР	DF	LDA	B9	PLB	AB
ADC	6F	СМР	C5	LDA	AF	PLD	2B
ADC	7F	СМР	D2	LDA	BF	PLP	28
ADC	65	CMP	C1	LDA	A5	PLX	FA
ADC	72	CMP	D1	LDA	B2	PLY	7A
ADC	61	CMP	C7	LDA	A1	REP	C2
ADC	71	CMP	D7	LDA	B1	ROL	2E
ADC	67	CMP	D5	LDA	A7	ROL	3E
ADC	77	CMP	C9	LDA	B7	ROL	2A
ADC	75	CMP	C3	LDA	B5	ROL	26
ADC	69	CMP	D3	LDA	A9	ROL	36
ADC	63	COP	02	LDA	A3	ROR	6E
ADC	73	CPX	EC	LDA	B3	ROR	7E
AND	2D	CPX	E4	LDX	AE	ROR	6A
AND	3D	CPX	E0	LDX	BE	ROR	66
AND	39	CPY	CC	LDX	A6	ROR	76
AND	2F	CPY	C4	LDX	B6	RTI	40
AND	3F	CPY	CO	LDX	A2	RTL	6B
AND	25	DEC	CE	LDY	AC	RTS	60
AND	32	DEC	DE	LDY	BC	SBC	ED
AND	21	DEC	3A	LDY	A4	SBC	FD
AND	31	DEC	C6	LDY	B4	SBC	F9
AND	27	DEC	D6	LDY	A0	SBC	EF
AND	37	DEX	CA	LSR	4E	SBC	FF
AND	35	DEY		LSR	5E	SBC	E5
AND	29	EOR	4D	LSR	4A	SBC	F2
AND		EOR	5D	LSR		SBC	
AND		EOR		LSR		SBC	
ASL		EOR		MVN		SBC	
	1E	EOR		MVP		SBC	
ASL		EOR		NOP		SBC	
ASL		EOR		ORA		SBC	
ASL		EOR		ORA		SBC	
BCC		EOR		ORA		SBC	
BCS		EOR		ORA		SEC	
BEQ		EOR		ORA		SED	
BIT	2C	EOR		ORA		SEI	78
BIT	3C	EOR		ORA		SEP	
BIT	24	EOR		ORA		STA	
BIT	34	EOR		ORA		STA	
BIT	89	INC		ORA		STA	
	30		FE	ORA		STA	
BNE		INC	1A	ORA		STA	
BPL		INC	E6	ORA		STA	
BRA		INC	F6	ORA		STA	
BRK		INX	E8	ORA		STA	
BRL		INY	C8	PEA		STA	
BVC		JMP	4C			STA	
BVS		JMP	6C	PER		STA	
CLC		JMP	7C	PHA		STA	
CLD		JMP	DC	PHB		STA	
CLV	58 Bo	JMP	5C	PHD		STA	
CLV		JSL	22	PHK		STP	
CMP		JSR	20	PHP		STX	
CMP	טט	JSR	FC	PHX	DA	STX	ŏb

## 6502 Microprocessor Family

STX	96	STZ	74	TRB	14	TXY	9B
STY	8C	TAX	AA	TSB	0C	TYA	98
STY	84	TAY	A8	TSB	04	TYX	BB
STY	94	TCD	5B	TSC	3B	WAI	СВ
STZ	9C	TCS	1B	TSX	BA	WDM	142
STZ	9E	TDC	7B	TXA	8A	XBA	EB
STZ	64	TRB	1C	TXS	9A	XCE	FB

# 2.2 - Instruction List by opcode

BRK	00	TSC 3B	ROR 76	LDA B1
ORA	01	BIT 3C	ADC 77	LDA B2
COP	02	AND 3D	SEI 78	LDA B3
ORA	03	ROL 3E	ADC 79	LDY B4
TSB	04	AND 3F	PLY 7A	LDA B5
ORA	05	RTI 40	TDC 7B	LDX B6
ASL		EOR 41	JMP 7C	LDA B7
ORA		WDM42	ADC 7D	CLV B8
PHP		EOR 43	ROR 7E	LDA B9
ORA		MVP 44	ADC 7F	TSX BA
ASL		EOR 45	BRA 80	TYX BB
PHD		LSR 46 EOR 47	STA 81	LDY BC
TSB ORA		PHA 48	BRL 82 STA 83	LDX BE
ASL		EOR 49	STY 84	LDA BF
ORA		LSR 4A	STA 85	CPY C0
BPL		PHK 4B	STX 86	CMP C1
ORA		JMP 4C	STA 87	REP C2
ORA		EOR 4D	DEY 88	CMP C3
ORA		LSR 4E	BIT 89	CPY C4
TRB		EOR 4F	TXA 8A	CMP C5
ORA	15	BVC 50	PHB 8B	DEC C6
ASL	16	EOR 51	STY 8C	CMP C7
ORA		EOR 52	STA 8D	INY C8
CLC	18	EOR 53	STX 8E	CMP C9
ORA		MVN 54	STA 8F	DEX CA
INC	1A	EOR 55	BCC 90	WAI CB
TCS	1B	LSR 56	STA 91	CPY CC
TRB	1C	EOR 57	STA 92	CMP CD
ORA	1D	CLI 58	STA 93	DEC CE
ASL	1E	EOR 59	STY 94	CMP CF
ORA	1F	PHY 5A	STA 95	BNE D0
JSR	20	TCD 5B	STX 96	CMP D1
AND	21	JMP 5C	STA 97	CMP D2
JSL	22	EOR 5D	TYA 98	CMP D3
AND	23	LSR 5E	STA 99	PEI D4
BIT	24	EOR 5F	TXS 9A	CMP D5
AND	25	RTS 60	TXY 9B	DEC D6
ROL	26	ADC 61	STZ 9C	CMP D7
AND	27	PER 62	STA 9D	CLD D8
PLP	28	ADC 63	STZ 9E	CMP D9
AND	29	STZ 64	STA 9F	PHX DA
ROL	2A	ADC 65	LDY A0	STP DB
PLD	2B	ROR 66	LDA A1	JMP DC
BIT	2C	ADC 67	LDX A2	CMP DD
AND	2D	PLA 68	LDA A3	DEC DE
ROL		ADC 69	LDY A4	CMP DF
AND		ROR 6A	LDA A5	CPX E0
BMI		RTL 6B	LDX A6	SBC E1
AND		JMP 6C	LDA A7	SEP E2
AND		ADC 6D	TAY A8	SBC E3
AND		ROR 6E	LDA A9	CPX E4
BIT		ADC 6F	TAX AA	SBC E5
AND		BVS 70	PLB AB	INC E6
ROL		ADC 71	LDY AC	SBC E7
AND		ADC 72	LDA AD	INX E8
SEC		ADC 73	LDX AE	SBC E9
AND		STZ 74	LDA AF	NOP EA
DEC	3A	ADC 75	BCS B0	XBA EB

## 6502 Microprocessor Family

CPX EC	SBC F1	INC F6	XCE FB
SBC ED	SBC F2	SBC F7	JSR FC
INC EE	SBC F3	SED F8	SBC FD
SBC EF	PEA F4	SBC F9	INC FE
BEQ F0	SBC F5	PLX FA	SBC FF

# 2.3 - Opcode Matrix

Instructions shown in an Opcode Matrix

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	BRK 2 7	ORA ( <i>dp</i> ,X) 2 6	COP const 2 7		TSB <i>dp</i> 2 5		ASL dp 2 5		PHP 1 3	ORA #const 2 2	ASLA 1 2	PHD 1 4				ORA long 4 5
H	00 BPL nearlabel	01 ORA (dp).Y	02 ORA (dp)	03 ORA (sr,S),Y	04 TRB dp	05 ORA dp,X	06 ASL dp,X	07 ORA [dp],Y	08 CLC	09 ORA addr,Y	0A INC A	OB TCS	0C TRB addr	OD ORA addr,X	OE ASL addr,X	OF ORA long.X
14	2 2	2 5			2 5				1 2				3 6		3 7	4 5
_	JSR addr	AND (dp,X)	JSL long	AND sr,S	BIT dp	AND dp	ROL dp	AND [dp]	PLP	AND #const	ROL A	PLD	BIT addr	AND addr	ROL addr	AND long
2	3 6	2 6	4 8 22	2 4	2 5 24	2 3 25	2 5 26	2 6	1 4	2 29	1 2 2A	1 5 2B	3 4 2C	3 4 2D	3 6 2E	4 5 2F
3	BMI nearlabel	. , , ,,	AND (dp)	AND (sr,S),Y	BIT dp,X	AND dp,X	ROL dp,X	AND [dp],Y	SEC	AND addr,Y	DEC A	TSC	BIT addr,X	AND addr,X	ROL addr,X	AND long,X
_	30	2 5 31	2 5 32	2 7	2 4 34	2 4 35	2 6 36	2 6 37	1 2 38	3 4 39	1 2 3A	1 3B	3 4 3C	3 4 3D	3 / 3E	4 5 3F
4	RTI	EOR (dp,X) 2 6	WDM	EOR sr,S	MVP srcbk, dstbk 3	EOR dp 3	LSR dp 2 5	EOR [dp]	PHA 1 2	EOR #const	1 LSR A	PHK 1 2	JMP addr	EOR addr 3 4	LSR addr	EOR long
Ľ	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
5	BVC nearlabel	EOR (dp),Y	EOR (dp)	EOR (sr,S),Y	MVN srcbk, dstbk 3 0	EOR <i>dp</i> ,X	LSR dp,X 2 6	EOR [dp],Y	CLI 2	EOR addr,Y	PHY 1 3	TCD 1 2	JMP long 4 4	EOR addr,X	LSR addr,X	EOR long,X
Ľ	50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
6								ADC [dp] 2 6	PLA 1 3				JMP (addr)		ROR addr	
	60 BVS nearlabel	61 ADC (dp),Y	62 ADC (dp)	63 ADC (sr,S),Y	64 STZ dp,X	65 ADC dp,X	66 ROR <i>dp</i> ,X	67 ADC [dp],Y	68 SEI	69 ADC addr,Y	6A PLY	6B TDC	JMP (addr,X)	ADC addr,X	6E ROR addr,X	ADC long,X
7	2 2 70	2 5 71	2 5 72	2 7 73	2 4 74	2 4 75	2 6 76	2 6 77	1 2 78	3 4 79	1 4 7A	1 2 7B	3 6 7C	3 4 7D	3 7 7E	4 5 7F
	BRA nearlabel	STA (dp,X)	BRL label	STA sr,S	STY dp	STA dp	STX dp	STA [dp]	DEY	BIT #const	TXA	PHB	STY addr	STA addr	STX addr	STA long
L	80	2 6 81	82	2 4 83	2 3 84	2 3 85	2 3 86	2 6 87	1 2 88	2 2 89	1 2 8A	1 8B	3 4 8C	3 4 8D	3 4 8E	4 5 8F
a	BCC nearlabel	STA (dp),Y 2 5	STA (dp)	STA (sr,S),Y	STY dp,X	STA dp,X	STX dp,Y	STA [dp],Y 2 6	TYA	STA addr,Y 3 4	TXS 1 2	TXY	STZ addr 3 4	STA addr,X	STZ addr,X	STA long,X
Ľ	90	91	92	93	94	95	96	97	98	99	9A	9B	9C	9D	9E	9F
A	LDY#const 2 2	LDA (dp,X)	LDX #const 2 2	LDA sr,S	LDY dp 2 3	LDA dp 2 3	LDX dp	LDA [dp] 2 6	TAY	LDA #const 2 2	1 TAX	PLB 1 4	LDY addr	LDA addr 3 4	LDX addr	LDA long
	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	AA	AB	AC	AD	AE	AF
В	BCS nearlabel 2 2	LDA (ap), Y 2 5	LDA (dp) 2 5	LDA (sr,S),Y 2 7	LDY dp,X 2 4	LDA dp,X 2 4	LDX dp,X 2 4	LDA [dp],Y 2 6	1 2	LDA addr,Y	1 TSX	1 TYX 2	LDY addr,X 3 4	LDA addr,X 3 4	LDX addr,X 3 4	LDA long,X 4 5
H	B0 CPY#const	B1 CMP (dp,X)	B2 REP #const	B3 CMP sr.S	B4 CPY dp	B5 CMP dp	B6 DEC dp	B7 CMP [dp]	B8 INY	B9 CMP #const	BA DEX	BB WAI	BC CPY addr	BD CMP addr	BE DEC addr	BF CMP long
C			2 3		2 3 C4			2 6 C7	1 2 C8		1 CA 2		3 4 CC	3 4	3 6	0
	BNE	CMP (dp),Y	CMP (dp)	CMP (sr,S),Y	PEI (dp)	CMP dp,X	DEC dp,X	CMP [dp],Y	CLD	CMP addr,Y	PHX	STP	JMP [addr]	CMP addr,X	DEC addr,X	CMP long,X
P	2 nearlabel 2 D0	2 5 D1	2 5 D2	2 7 D3	2 6 D4	2 4 D5	2 6 D6	2 6 D7	1 2 D8	3 4 D9	1 3 DA	1 3 DB	3 6 DC	3 4 DD	3 7 DE	4 5 DF
E	CPX #const	SBC (dp,X)	SEP #const	SBC sr,S	CPX dp	SBC <i>dp</i>	INC dp	SBC [dp]	INX	SBC #const	NOP	XBA	CPX addr	SBC addr	INC addr	SBC long
Ľ	2 2 E0	2 6 E1	2 3 E2	2 4 E3	2 3 E4	E5	2 5 E6	2 6 E7	1 E8	2 2 E9	1 2 EA	1 EB	3 4 EC	3 4 ED	3 6 EE	4 5 EF
F	BEQ nearlabel	SBC (dp),Y	SBC (dp) 2 5	SBC (sr,S),Y	PEA addr 3 5	SBC dp,X	INC dp,X 2 6	SBC [dp],Y 2 6	SED 2	SBC addr,Y	PLX 1 4	XCE 1	JSR (addr,X) 3 8	SBC addr,X	INC addr,X	SBC long,X
Ľ	2 F0	F1 5	2 5 F2	2 / F3	3 5 F4	F5 4	F6	2 6 F7	1 Z	3 4 F9	FA 4	1 FB	FC 8	FD 4	FE /	FF 5

## Opcode Matrix Legend

